# **Solutions - Midterm Exam**

(October 20th @ 5:30 pm)

Presentation and clarity are very important! Show your procedure!

#### PROBLEM 1 (22 PTS)

a) Complete the following table. The decimal numbers are unsigned: (3 pts.)

Decimal	BCD	Binary	Reflective Gray Code
50	01010000	110010	101011
128	000100101000	1000000	11000000

b) Complete the following table. The decimal numbers are signed. Use the fewest number of bits in each case: (15 pts.) DEDDECENITATION


REPRESENTATION						
Decimal Sign-and-magnitude		1's complement	2's complement			
-31	<b>1</b> 11111	100000	100001			
-16	110000	101111	10000			
27	011011	011011	011011			
-32	1100000	1011111	100000			
-1	11	110	1			
-19	110011	101100	101101			

c) Convert the following decimal numbers to their 2's complement representations. (4 pts) -17.125 32.75 +32.75 = 0100000.11

#### +17.125 = 010001.001 ⇒ -17.125 = 101110.111

#### PROBLEM 2 (14 PTS)


Complete the timing diagram of the following circuit. The VHDL code (tst.vhd) corresponds to the shaded circuit.



1

### PROBLEM 3 (11 PTS)

• Complete the timing diagram (signals *DO* and *DATA*) of the following circuit. The circuit in the blue box computes the signed operation T-4, with the result having 5 bits. T is a 4-bit signed (2C) number.




#### PROBLEM 4 (10 PTS)

- A microprocessor has a memory space of 2 MB. Each memory address occupies one byte.
  1 KB = 2<sup>10</sup> bytes, 1 MB = 2<sup>20</sup> bytes, 1 GB = 2<sup>30</sup> bytes.
  - ✓ What is the address bus size (number of bits of the address) of this microprocessor? Size of memory space: 2 MB = 2<sup>21</sup> bytes. Thus, we require 21 bits to address the memory space.
  - ✓ What is the range (lowest to highest, in hexadecimal) of the memory space for this microprocessor? (1 pt.) With 21 bits, the address range is 0x000000 to 0x1FFFFF.

With 21 bits, the address range is 0x000000 to 0x1FFFFF.

The figure (right) shows four memory chips that are placed in the given positions:
 Complete the address ranges (lowest to highest, in hexadecimal) for each of the memory chips. (8 pts)

					Address	$\xleftarrow{8 \text{ bits}}$
0 00 0 00			0000 0000	0000: 0001:	0x000000 0x000001	0 512KB
0 01	 11 1111	1111	1111	1111:	0x07FFFF	
0 10	00 000	0000	0000	0000:	0x080000	1
0 10	00 0000	0000	0000	0001:	0x080001	512КВ
0 11	•• 11 1111	1111	1111	1111:	 0x0FFFFF	
1 00			0000	0000:	0x100000	2
<b>1</b> 00	00 000	0000	0000	0001:	0x100001	512KB
1 01	 11 1111	1111	1111	1111:	 0x17ffff	012112
1 10	00 000	0000	0000	0000:	0x180000	3
1 10	00 000	0000	0000	0001:	0x180001	512КВ
1 11	 11 1111	1111	1111	1111:	 Ox1FFFFF	




#### PROBLEM 5 (15 PTS)

a) Perform the following additions and subtractions of the following unsigned integers. Use the fewest number of bits *n* to represent both operators. Indicate every carry (or borrow) from  $c_0$  to  $c_n$  (or  $b_0$  to  $b_n$ ). For the addition, determine whether there is an overflow. For the subtraction, determine whether we need to keep borrowing from a higher bit. (6 pts)

<b>6</b> <b>6</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$
Overflow! → 1 0 1 0 0 0 0	1 1 1 1 0

## ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design

- b) The figure shows two 8-bit operands represented in 2's complement.  $c_8 c_7 c_6 c_5 c_4 c_3 c_2 c_1 c_0$ Perform the 8-bit addition operation, i.e., complete all the carries and Decimal 1 1 0 0 0 0 0 0 the summation bits. Also, indicate the corresponding decimal 0 values numbers for the 8-bit operands and the 8-bit result. -41 1 0 1 0 1 1 1 1 + Does this 8-bit operation incur in overflow? No Yes 0 -24 0 0 0 = 1 1 1 1 Value of the overflow bit: <u>C8⊕C7=0</u> Value of carry out bit:  $c_8 = 1$ -65 1 0 1 1 1 1 1 1 =
- c) Perform binary multiplication of the following numbers that are represented in 2's complement arithmetic. (4 pts)  $\checkmark$  -7 x 9




#### PROBLEM 6 (10 PTS)

• Sketch the circuit that computes |A - B|, where A, B are 4-bit <u>unsigned</u> numbers. For example,  $A = 0101, B = 1101 \rightarrow |A - B| = |5 - 13| = 8$ . You can only use full adders (or multi-bit adders) and logic gates. Your circuit must avoid overflow: design your circuit so that the result and intermediate operations have the proper number of bits.

 $A = a_3 a_2 a_1 a_0, B = b_3 b_2 b_1 b_0$ 


 $A, B \in [0,15] \rightarrow A, B$  require 4 bits in unsigned representation. However, to get the proper result of A - B, we need to use the 2C representation, where A, B require 5 bits in 2C.

- $\checkmark$  X = A B  $\in$  [-15,15] requires 5 bits in 2C. Thus, we need to zero-extend A and B to convert them to 2C representation.
- ✓  $|X| = |A B| \in [0,15]$  requires 5 bits in 2C. Thus, the second operation  $0 \pm X$  only requires 5 bits.
  - If  $x_4 = 1 \rightarrow X < 0 \rightarrow \text{we do } 0 X$ .
  - If  $x_4 = 0 \rightarrow X \ge 0 \rightarrow \text{we do } 0 + X$ .
- ✓  $R = |A B| \in [0,15]$  requires 5 bits in 2C. Note that the MSB is always 0. The unsigned result only requires 4 bits.



### PROBLEM 6 (18 PTS)

- Sketch the circuit that implements the following Boolean function:  $f(a, b, c, d) = (c \oplus d) (\overline{a \oplus b})$ 
  - ✓ Using ONLY 2-to-1 MUXs (AND, OR, NOT, XOR gates are not allowed). (12 pts)



✓ Using two 3-to-1 LUTs and a 2-to-1 MUX. Specify the contents of each of the 3-to-1 LUTs. (6 pts)

